Jump to Content
Register
Forgot your password?
Third-party login
Log in with Discord

RISCY BUSINESS
Blog
Forums
Episode Guide
twitter
RISCY BUSINESS»Episode Guide
Understanding the Rest of the PLIC Driver & RTC_FREQUENCY
References ▼
SiFive Developers
Freedom E310-G000 Manual
[1]20:12
RISC-V
Draft Privileged ISA Specification v1.9.1
[2]20:12
SiFive Developers
E3 Coreplex Manual
[3]41:17
SiFive Developers
Platform Reference Manual
[4]50:06
Twitter
Poll: Should I hire an artist to make better thumbnails for my content?
[5]1:02:37
Filter mode:
Topics
math
(null topic)
Media
🖮Programming🟉
📖Research
🖌Whiteboard
🎭
🏟
🔗
Link to: current timestamp
Credits
Host
Neo Ar
Indexer
Matt Mascarenhas
?
?

Keyboard Navigation

Global Keys

[, < / ], > Jump to previous / next episode
W, K, P / S, J, N Jump to previous / next marker
t / T Toggle theatre / SUPERtheatre mode
V Revert filter to original state Y Select link (requires manual Ctrl-c)

Menu toggling

q Quotes r References f Filter y Link c Credits

In-Menu Movement

a
w
s
d
h j k l
←
↑
↓
→

Quotes and References Menus

Enter Jump to timecode

Quotes, References and Credits Menus

o Open URL (in new tab)

Filter Menu

x, Space Toggle category and focus next
X, ShiftSpace Toggle category and focus previous
v Invert topics / media as per focus

Filter and Link Menus

z Toggle filter / linking mode

Credits Menu

Enter Open URL (in new tab)
0:20Recap yesterday's confusion with a few words on things stewing in our minds
0:20Recap yesterday's confusion with a few words on things stewing in our minds
0:20Recap yesterday's confusion with a few words on things stewing in our minds
1:23First realisation: Shifting right is dividing by a power of 2
🖌
1:23First realisation: Shifting right is dividing by a power of 2
🖌
1:23First realisation: Shifting right is dividing by a power of 2
🖌
4:07Second realisation: The smallest addressable unit is a byte, not a bit
🖌
4:07Second realisation: The smallest addressable unit is a byte, not a bit
🖌
4:07Second realisation: The smallest addressable unit is a byte, not a bit
🖌
5:55Third realisation: n & 0x7 == n % 8
🖌
5:55Third realisation: n & 0x7 == n % 8
🖌
5:55Third realisation: n & 0x7 == n % 8
🖌
8:13What PLIC_enable_interrupt() is doing
📖
🖌
8:13What PLIC_enable_interrupt() is doing
📖
🖌
8:13What PLIC_enable_interrupt() is doing
📖
🖌
13:49Performing PLIC_enable_interrupt() for gpio0 at 0x8
📖
🖌
13:49Performing PLIC_enable_interrupt() for gpio0 at 0x8
📖
🖌
13:49Performing PLIC_enable_interrupt() for gpio0 at 0x8
📖
🖌
18:07Read and understand PLIC_disable_interrupt()
📖
18:07Read and understand PLIC_disable_interrupt()
📖
18:07Read and understand PLIC_disable_interrupt()
📖
20:12Begin to understand PLIC_set_priority() in conjunction with the Freedom E310-G000 Manual1 and the Draft Privileged ISA Specification2
📖
20:12Begin to understand PLIC_set_priority() in conjunction with the Freedom E310-G000 Manual1 and the Draft Privileged ISA Specification2
📖
20:12Begin to understand PLIC_set_priority() in conjunction with the Freedom E310-G000 Manual1 and the Draft Privileged ISA Specification2
📖
28:54Continue reading PLIC_set_priority()
📖
28:54Continue reading PLIC_set_priority()
📖
28:54Continue reading PLIC_set_priority()
📖
33:49Begin to understand PLIC_claim_interrupt()
📖
33:49Begin to understand PLIC_claim_interrupt()
📖
33:49Begin to understand PLIC_claim_interrupt()
📖
36:11Research what we use PLIC_claim_interrupt() for in the Draft Privileged ISA Specification
📖
36:11Research what we use PLIC_claim_interrupt() for in the Draft Privileged ISA Specification
📖
36:11Research what we use PLIC_claim_interrupt() for in the Draft Privileged ISA Specification
📖
40:17Summarise what PLIC_claim_interrupt() is for
📖
40:17Summarise what PLIC_claim_interrupt() is for
📖
40:17Summarise what PLIC_claim_interrupt() is for
📖
41:17Read and understand PLIC_complete_interrupt() in conjunction with the Draft Privileged ISA Specification and the E3 Coreplex Manual3
📖
41:17Read and understand PLIC_complete_interrupt() in conjunction with the Draft Privileged ISA Specification and the E3 Coreplex Manual3
📖
41:17Read and understand PLIC_complete_interrupt() in conjunction with the Draft Privileged ISA Specification and the E3 Coreplex Manual3
📖
47:55Summarise both PLIC_complete_interrupt() and PLIC_claim_interrupt()
📖
47:55Summarise both PLIC_complete_interrupt() and PLIC_claim_interrupt()
📖
47:55Summarise both PLIC_complete_interrupt() and PLIC_claim_interrupt()
📖
48:49Read demo.gpio.c from the top down, starting with the RTC Frequency
📖
48:49Read demo.gpio.c from the top down, starting with the RTC Frequency
📖
48:49Read demo.gpio.c from the top down, starting with the RTC Frequency
📖
50:06Research the Real-Time Clock in the Platform Reference Manual4
📖
50:06Research the Real-Time Clock in the Platform Reference Manual4
📖
50:06Research the Real-Time Clock in the Platform Reference Manual4
📖
56:17Begin to understand reset_demo() in conjunction with the Draft Privileged ISA Specification
📖
56:17Begin to understand reset_demo() in conjunction with the Draft Privileged ISA Specification
📖
56:17Begin to understand reset_demo() in conjunction with the Draft Privileged ISA Specification
📖
58:58Determine to understand clear_csr() with reference to documentation on the GNU Inline Assembly syntax
📖
58:58Determine to understand clear_csr() with reference to documentation on the GNU Inline Assembly syntax
📖
58:58Determine to understand clear_csr() with reference to documentation on the GNU Inline Assembly syntax
📖
1:02:37We are out of time for today, with a mention of the poll5
1:02:37We are out of time for today, with a mention of the poll5
1:02:37We are out of time for today, with a mention of the poll5